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Abstract-A complete set of SPICE-compatible design equations In this paper we demonstrate that PSPICE alone can be
for design buck converter system is developed in this paper. In used to design DC-DC converter systems. The design
this approach, the power stage and controller design equations equations can be programmed in compact form in PSPICE. For
are programmed in PSPICE. For this purpose, an option this purpose, an option available in PSPICE called Analog
available in PSPICE called Analog Behavioral Modeling (ABM) Behavioral Modeling (ABM) is used. Both steady-state and
is used. In this manner, the parameter of power stage and the dynamic design equations are programmed. A set of design
component values of the error amplifier can be easily obtained by equations is made as a subcircuit model and stored in
means of PSPICE bias point analysis. The obtained parameters PSPICE's library. In this manner, the subcircuit of design
can be passed to other circuit models to perform frequency equations can be teated as a library component, maldng it easy
response and transient analysis. The methodology of to use. The presence of this type of subcircuit in PSPICEdevelopment is presented in details. A design example is included makes a new approach to using PSPICE simulator in process of
to demonstrate the effectiveness of the proposed approach in design. This approach includes both design as well as
designing DC-DC converter systems.
simulation tools thus making extensive use of PSPICE in DC-
Keywords-DC-DC Converter, Computer-aided design, PSPICE, DC converter design cycle. Moreover, both the flexibility and
Control loop design, Small-signal model capability of PSPICE as a stand-alone program can be
enhanced. This approach will facilitate the design of DC-DC
I. INTRODUCTION converter systems in PSPICE and it will make the design moreconvenient and efficient.
In designing DC-DC converter systems, there are two
requirements to be satisfied: steady-state and dynamics. The Throughout this paper, a buck converter with voltage mode
steady-state requirements can be satisfied by properly choosing control is used as an example to develop and verifl the designthe parameters of the power stage. The dynamic requirements procedure. The general procedure, however, can still be readily
can be met by using an appropriate controller. There are a extended to include other converters with different control
number of well-documented techniques and guidelines schemes provided that their transfer functions and design
available for designing DC-DC converter systems [1-6]. equations are available.
Today, most DC-DC converter system design is carried out
with the aid of a computer-aided circuit analysis program such II. DESIGN PROCESS
as PSPICE. There are many SPICE-based models developed The buck converter with voltage mode control is shown in
for simulating DC-DC converters, In general, three types of Fig. 1. This converter is used to illustrate the design process
model can be identified: the detailed model, the large-signal and demonstrate its feasibility for DC-DC converters design.
averaged model, and the small-signal model. All three models The converter system comprises the power stage, the
are useful in analysis and design of DC-DC converter systems. compensator and the pulsewidth modulator (PWM). The
The small-signal model is required to design the control system converter is assumed to be in continuous conduction mode
of a DC-DC converter. However, the use ofPSPICE is limited (CCM) of operation.
to validation of circuit designs. A DC-DC converter design
usually needs some theoretical analysis and calculation. This
makes calculation software, such as Mathcad, often used along A. iPowerSage,P mol and Contrer
with PSPICE in the process of design. The use of software in Using te averaging and linearization techniques, the
addition to PSPICE causes the process of design to be control-to-output transfer fimction of the buck converter
somewhat inconvenient and inefficient, including PWM, canl be obtained as
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(s A where V., fr, R, and D are the output voltage, switching1+ frequency, load resistance and steady state duty ratio
z (ES1) respectively.
vc s+ s + s 2) Capacitance C is determined from maximum allowable
Q-0 o2 peak-to-peak output ripple voltage Vpp = Av0 considerations:
where AVC < AvC C + Avc,ESR
Vg 1 1 R where Avc0, is the AC component of the voltage across the
==-,DO = ,)zESR = , and Q = REsR and AVC,ESR is the AC component voltage across the filter
VP 7 RESRC w0L capacitance, C. However, it is known that the peak-to-peak
ripple voltage is independent of the voltage across the filter
capacitance [7] and is determined only by the ripple voltage of
Power Stage Rl L the RESR if
Vg- C> C,r,,I, = maX,{Rfmln, RfC (3)
_C3 Compensator 3) The peak-to-peak voltage ripple, Av0, is usually given
as a percentage ofthe output voltage, typically equal to or less
R2 C2 RI C1 than 1%. Ifthe condition described by (3) is satisfied, RESR for
4--wV-[ -AW----~ ~- the prespecified peak-to-peak voltage ripple is
+
R3 REs~~~R < Av0f~L (4)
Vp Vref
III. COMPENSATOR DESIGN EQUATIONS
The loop shaping approach is simple and effective for
Figure 1. Buck converter with voltage mode control dealing with the plants having complex dynamic behavior.
Among popular loop shaping method in power electronic
For the circuit in Figure 1 the power stage has the following applications is K-factor approach, introduced in [4]. The main
parameters: Vg= 12V, Vo= 5V, R= 1.25 Q, Rl = 50mQ. The feature of K-factor approach is that the circuit component
power stage design parameters are inductance Lf, capacitance, values can be obtained without trial-and-error. This is one of
Cf and ESR of capacitor, RESR. The peak value ofPWM, Vp, is the reasons why the K-factor approach is widely accepted by
assumed to be 3 V. The compensator network consists of RI, many researchers [9-12]. Since the analysis ofthe control loop
R2, R3, Rbias, Cl, C2, C3 and Vref. We assume that the value design equations using K-factor approach in PSPICE has been
of Vref is 2. 5V, Rb,. is 10 kQ and the rest are design published earlier [6] we repeat here, for the sake of brevity,
parameters. only the essential.
The type-3 error amplifier is commonly used for
B oer StageuDesigfLC,andREqtsRdetermine CCM of operation compensation of buck, boost and buck-boost circuits due to itsThe values ofL, C, and RESR determine CCM of operation ability to provide the phase boost, Xboost:
and a prespecified peak-to-peak output voltage ripple. For a
given switching frequency, power stage components L, C, and
RESR may be selected to meet the following criteria: ° <.boosI < 1800 (5)
1) The value of inductance is chosen to assure CCM. To
maintain CCM down to one-fifth output current Jo, the The transfer fbnction ofthe type-3 error amplifier is given
minimum value for L is by
L 2.5(Vg- VO)D (2)
n VO
JS R
904
w'Vk~~ 02.)i OCO (13)
ACOK -s+O
G~~(s) ~ 2 (6) It2is imporan Popitout tha ths deign procdue is{ S +11 general in the sense that it can be used to any suitable
'Jkiroco applications. For a specific application, this design procedure
must be suited to the requirements of those applications. In the
where qo. is the desired crossover frequency, K is the pole case of buck converter, an important constraint is that the
frequency and zero frequency control factor. The value of K crossover frequency must be less than one-fourth of the
can be adjusted depending on the phase boost (0,. required switching frequency. This constraint is required to avoid the
to make the phase compensation. To use the K-factor approach, large signal instability [1]. The design of compensator follows
the crossover frequency, f,,, must be chosen, and then the gain, the design of power stage because power stage parameters,
A,, and the phase, 4,, of power stage at cq must be found. In such as filter inductance, capacitance, and ESR of capacitance,
short the computation procedures of K-factor approach are as are needed. The next step is to convert the obtained values of
follows: poles and zeros to the component values of compensator. This
is a straightforward process. In short, the conversions occur as
1) Calculate the gain, Aco and the phase, 46, of power follows:
stage at cw.:
G~~0l+I'~02 (w, f,12) (14)
v Co~~Y'zesr)
A 0~ (7)
WO)JL QCe)I C2 =C3jjjl -1)15
WCO R (16)
=c ftn- (o~ tan 1 Qo (8)
R 3 ~~~~~~(17)
2) By knowing A.,., and ~ and specifying the phase
margin, PM, the phase boost required can be calculated as C§::
O'boost = PM 900 - o (9)
3) Then, K-factor is calculated as 2C1= l21
K =tan2 4os +450J (10) = Vref J3(9
4) 'The two poles of the compensator are located at 0 e
Cco () IV. PSPICE IMPLEMENTATION
1K ~~~~~~~~ThePSPICE simulator is provided with an extension called
Analog Behavioral Modeling (ABM). With ABM the simulator
5) The two zeros of the compensator are located at can be used like a programming language and to solve general
mathematical problems by translating them to an electrical
oiJ-oic. (12) ~~~~circuit. ABM in PSPICE is able to evaluate expressions that are
'z12 = 1) functions of circuit variables (voltages, currents, and simulation
tie)usn the cotrlld uren an vltg so rces (G-and E
transcendent and ordinary, differential equations in their
implicit or explicit form. In each case, the equations are
converted into electrical circuits and solved by PSPICE with a w - _
DC analysis for only algebraic equations or a transient analysis
for systems of algebraic and differential equations. Editing the w w -l
input file of PSPICE is relatively more comfortable than C3
programming in MATLAB, C or other programnning E L
languages.
To implement the equations in PSPICE, all variables are
coded into voltages. The relevant equations are represented by
dependent sources that are function of the coded variables and Figure 2. The result of design parameters using PSPICE bias point analysis
constants. There are two parts of design equations to be
programmed in PSPICE: power stage and control loop. The Using averaged circuit model, frequency response of loop-
power stage design equations to be programmed are equations gain based on the averaged circuit model was simulated by
(2)-(4), while the control loop design equations are equations PSPICE AC analysis. The result is shown in Fig. 3. From the
(7)-(19). All the equations are implemented in PSPICE by bode plot, we can see that the crossover phase is -119.60,
using the .PARAM statement. By using the .PARAM statement indicating stable operation with PM of 60.40. The crossover
we can create parameters and assign algebraic mathematical frequency is at 16.623 kHz. The differences between the
expressions to it. To enable the related parameters available in desired values (PM = 60.00 and f= 16.667kHz) and the
schematic, ABM parts are used. The complete PSPICE listing results ofPSPICE are fairly small.
of design equations is given in Appendix.
V. DESIGN EXAMPLE
A design example is used to demonstrate the effectiveness
ofthe proposed approach in designing DC-DC converters. The
____ __,_____I _ _4_ _-_-_--j_____
example is a buck converter operated in continuous conduction ............ .:. : ::
mode (CCM) with the switching frequency,f, =100 kHz. The .
only known parameters are: input voltage Vg = 12V, output
voltage, VO = 5V, sawtooth peak voltage of PWM, Vp = 3V, Figure 3. Bode plot ofloop-gain (gain in dB and phase in degree)
reference voltage, V,,f = 2.5V. The value of Rbi, is chosen
arbitrarily as 10 k. For the control loop design, the crossover Transient analysis of the output voltage and the inductor
frequency, fi, is chosen asfJ/6 and the phase margin is chosen current based on the averaged circuit and switching detailed
as 60°. This is a typical specification to design the compensator models are shown in Fig. 4 and 5, respectively. Both the results
of a buck converter. ofthe averaged and switching detailed mbdel are superimposedin the same graphs for comparison. It can be seen that, both the
All the given parameters above serve as inputs to the waveforms agree very well. To evaluate the performance of the
programmed design equations. It outputs the following system, load steps were performed. The load steps were
parameters: L, C, RESp, Cl, C2, C3, Rl, R2, and R3. Since programmed to step-down at 9.0 ms (from 4A to IA) and to
PSPICE simulator always performs bias point analysis before step-up at 9.5 ms (from IA to 4A). It can be seen that the step
performing other analysis, these values can be passed to other responses of the inductor current and the output voltage reflect
circuit models in order to perform the other analysis such as the behavior of a system with phase margin of about 60°,
transient and frequency response. By doing so, the design verifying the design.
phase and the verification phase appear to be simultaneously
performed by PSPICE. Obviously, this is one ofthe advantages
to program the design equations in PSPICE.
In this design example, the design parameters were passed ....
to the averaged circuit models to perform frequency response - r
and transient analysis. The design parameters were also passed ^...
to the switching detailed model to perform transient analysis *S;
. .
- -
. ., .} . . i5 1U.(cycle-by-cycle simulation). The result of design parameters UOUO . 8O05_ U)
obtained by bias point analysis ofPSPICE is shown in Fig. 2. It
can be seen from the result that all the obtained parameters Figure 4. Load step responses of the output voltage
were given in volt due to all the variables were already coded
into voltages. In order to make the design equations easy to use, it was
made as a subcircuit model and stored in PSPICE's library. In
this manner, the design equations are treated as a library
component.
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APPENDIX
PSPICE Listing for Power Stage and Control Loop Design Equations
Power Stage and Control Loop Design Equations
PARAMETERS: PARAMETERS:
pi = 3.14159265 w = (2*pirf
Mag_Buck ZESR = {SQRT((1 +(w*w)/(wzesr*wzesr)))}
PARAMETERS: wzesr = {1/(Resr*C)}
L = {1 .1*Lmin} Ph Buck_Zesr ={atan(w/wzesr)*1 80/pi}
Resr = {lF(O.9*Rc>40m,40m,0.9*Rc)) wco = {2*pifco}
C = (1.1*Cmin) PARAMETERS:
R3 = 10k Mag_Buck LC = {(Vg/p)/SQRT(((w/(Q*w))*(w/(Q*w)))+(l-(w*w/(wo*wo)))*(1-(w*w/(wo*wo))))}Vp = 3 Ph Buck LC raw = {-atan((w/(Q*wo))I(1-(ww)/(wo*wo)))*180Wpi)
Vref = 2.5V Ph_Buck-LC- {tF((14((w*w)(wo*wo)))<O,Ph_Buck_LC_raw-1 0,Ph_Buck_LC_raw)}
f = {fco} Q = {RI(wo*L)}
fs = 100k wo = {1/SQRT(L*C)}
fco = 16.666k
PARAMETERS: PARAMETERS:
wi = {w/(Aco*k)) PowerStage = 'Mag-BuckLC*Mag_BuckkZesr}
wp1 2 = {w/sqrt(k)} PARAMETERJ- - M-
wzl 2 = {wlsqrt(k)} PHlPowerStage = tiPh Buck-Zesr+Ph_Buck_LC)
PARAMETERS: PARAMETERS:
Vg = 12 Mag_Buck_LCQatjfco = {(VgNp)/SQRT(((wco/(Q*Wco))*(wco/(Q*wco)))+(1-(wco*wco/(wo*wo)))*(1-(wco*wco/(wo*wo))))}
Vo = 5 Mag Buck Zesr at fco = {SQRT((1 +(wco'wco)/(wzesr*wzesr)))}
R = 1.25 Mag§Buck-fco :-{M-ag_Buck_LC_at fco*Mag_Buck Zesr_at_tco}
PARAMETERS: PARAMETERS: PARAMETERS: PARAMETERS:
PM =60 Lmin ={5*(Vg-Vo)*D/((PIU10)*fs*Vo/R)) Cmin = {max((1-D)/(2*Rc*fs),DI(2*Rc*fs))} Vr = (PVC*Vo/100}
Aco = {PowerStage} D =(VoN{ } Rc = {fs*Lmin*Vr/(Vo*(1-D))} PVC = 1
Pco = {Ph_PowerStage} PIL = 20
k= {(Tan(((Pboost/4)+45)*pi/180))*(Tan(((PboosV4)+45)*pi/180))} PIL: Percentage of Inductor Current
Pboost = {PM-90-Pco} PVC: Percentage of Capacitor Voltage
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